The unique thermal and electronic properties of silicon carbide provide multiplicative combinations of attributes which lead to one of the highest jigures of merit for any semiconductor material for use in high-power, -speed, -temperature, -frequency and radiation hard applications. Structurally, silicon carbide exists in a host of polyiypes, the origins of which are incompletely understood. The continual development of the deposition of silicon carbide thin films and the associated technologies of impurity incorporation, etching, surface chemistry, and electrical contacts have culminated in a host of solid-state devices including field effect transistors capable of operation to 925 K. The results of these several research programs in the United States, Japan and the Soviet Union, and the remaining challenges related to the development of silicon carbide vis a vis microelectronics are presented and discussed in this review.
I. INTRODUCTION
In certain close-packed structures such as Sic, there exists a special one-dimensional type polymorphism called polytypism. Polytypes are alike in the two dimensions of the close-packed planes but differ in the stacking sequence in the dimension perpendicular to these planes. In Sic, the stacking sequence of the close-packed planes of covalently bonded primary coordination tetrahedra (either Sic4 or CSi4) can be described by the ABC notation. If the pure ABC stacking is repetitive, one obtains the zincblende Manuscript received July 9, 1990 ; revised December 17, 1990. structure. This is the only cubic S i c polytype and is referred to as 3C or [)-Sic, where the 3 refers to the number of planes in the periodic sequence. The hexagonal (ABAB) sequence is also found in Sic. Furthermore, both can also occur in more complex, intermixed forms yielding a wider range of ordered, larger period, stacked hexagonal, or rhombohedral structures of which 6H is the most common. A11 of these noncubic structures are known collectively as a-Sic.
The extremes in the thermal, mechanical, chemical, and electronic properties of all the common polytypes of S i c allow the types and the numbers of current and conceivable applications of this material to be substantial. From an electronics viewpoint, it possesses a range of wide band gaps [l] at 300 K, e.g., 2.2 eV (3C), 2.86 (6H) and 3.3 eV (2H); as well as high values of saturated electron drift velocity of 2 x 107cm/s (6H) [2] (a slightly higher value has been predicted [3] for 3C (beta) because of reduced phonon scattering); junction breakdown electric field (5 x 106V/cm [4] and thermal conductivity (3.5 Wicm'C at 300 K) [5] . As such, the primary driving forces for the current interest in S i c for electronic applications are its capabilities for high-power, -speed, temperature, and light-emitting devices resistant to radiation damage. Discrete devices having these properties have been achieved and characterized in the laboratory, as described below. Silicon carbide blue-LED's are now commercially available.
The high thermal conductivity of S i c also indicates the potential for high density integration of S i c devices. This idea has received considerable impetus with the recent development and scale-up of the seeded-sublimation growth technique for producing commercially viable single crystal i -a (6H)-SiC boules from which highly thermally conducting wafers are attained. Significant advances have also been made in the growth of monocrystalline beta and alpha (6H) thin films via chemical vapor deposition (CVD) and the incorporation of n-and p-type dopants into these films during deposition or via ion implantation. Silicon carbide was accidentally discovered by Berzelius [6] in his attempt to produce synthetic diamonds, an ironic twist of fate from the perspective of the current interest in the latter material as a competitor to S i c in the electronics arena (see companion papers on this subject in this issue). Round [7] observed electroluminesce in S i c as early as 1907. The announcement by Lely [8] in 1955 of an unseeded process for producing small single crystals of S i c catalyzed considerable research in the development of optoelectronic and some microelectronic devices in this material. This activity continued on an intermittent basis in the United States and Europe until 1973. The results of these studies may be found in the proceedings of these international conferences [9] -[ 111 and their bibliographies. By contrast, Sic electronics and crystal growth research continued on a steady and concentrated basis in the Soviet Union, but was often reported in journals not readily available in the West.
The present emphasis in S i c research and development has been driven by the need for operative devices under extreme conditions. Research activity and associated funding were forthcoming following the measurement of the saturated electron drift velocity in the 6H polytype by von Muench [2] and the development by Nishino et al. [12] , [13] of a method of depositing crack-free, @-Sic films on Si (see the following). A substantial portion of this research through 1985 has been reviewed by Davis et al. [14] . The readers should also consult the Proceedings of recent conferences on S i c [ 151 and wide bandgap materials in general [16] - [18] . This paper reviews the recent advances in this field, especially in the areas of crystal growth, device fabrication and characterization. A special feature is the incorporation of results from the Soviet Union which have not been previously reviewed.
BULK CRYSTAL GROWTH
Prior to the mid 1950's, S i c was only available from the industrial Acheson process for making abrasive material. However, in 1955 Lely reported [8] the development of a sublimation process for growing higher purity (*.-Sic single crystals. Evolution of this technique over the next 15 years resulted in a configuration in which a hollow cavity was formed inside a charge of polycrystalline (solid or powder) S i c and lined with a porous graphite tube. The charge was heated by an outer graphite heating element to 2773 K to sublime the S i c which condensed on the slightly cooler parts of the inner graphite cavity as a result of radiation losses at the ends of the Sic. Nucleation was uncontrolled, and the resulting crystals were randomlysized, hexagonally-shaped platelets. The platelets often Schematic of the cross-section of a typical container for the exhibited a layered structure of various alpha polytypes with the stacking direction of the atomic planes of these polytypes being along the (0001) directions. Transition regions of random stacking (one-dimensional) disorder OCcurred between polytypes. Since the bandgaps differ in the polytypes, undesirable (or uncontrollable) heterojunctions were frequently produced within the crystals. Solution growth methods using molten Si or various transition metals were also explored in the mid 1960's [19] - [21] . The resulting crystals were very small, highly twinned beta needles. They exhibited good electrical properties but were unsuitable in size and quality for devices.
Subsequent research by Tairov, Tsvetkov and coworkers [22] - [24] , Ziegler et al. [25] , and Carter er al. [26] have resulted in the implementation of a seeded-growth sublimation process wherein only one large crystal of a single polytype is grown. (In the Soviet literature this technique is often referred to as the LET1 method.) The basic elements of this technique are shown in Fig. 1 . In this process, nucleation occurs on a S i c seed crystal located at the top or bottom of a cylindrical growth cavity. As in the Lely process, S i c sublimes from a polycrystalline source to form Si, SizC and Sicz which diffuse through a porous graphite retainer and along carefully programmed thermal and pressure gradients. The primary gaseous species of Si reacts with the graphite walls of the growth cell to form additional SizC and Sic2. Hence, the Si acts as a C transporting agent and plays an active role in the formation of the species impinging on the growing crystal. A complete analysis and discussion of this technique and the associated sublimation phenomena are presented in [22] - [25] . Boules of the pure 6H polytype having diameters 230 mm and lengths 2 4 0 mm have now been grown by Ziegler et al. [25] , Carter [27] , and Koga et al. [28] . Tairov and Tsvetkov [24] , Koga et al. [29] , and Woo and Matsunami [30] have also used this technique to grow complete boules of other alpha polytypes [24] or to deposit 4H on 6H [29] , or 6H on 3C [30] . The size of the crystals is limited not by the technique, but by the ability to cut large diameters of this very hard material. The positive results of this research have added impetus to the development of S i c devices and to the research associated with this development, as described below.
THIN FILM GROWTH AND CHARACTERIZATION
Monocrystalline silicon has been almost universally adopted as the substrate of choice for the growth of @ S i c thin films because of the availability of silicon in wellcharacterized and reproducible forms of controlled purity. The reduction of the mismatches in the coefficients of thermal expansion (about 8%) and the lattice parameters (about 20%), via the initial reaction of the Si(100) surface with a carbon-containing gas followed by the successful epitaxial deposition of relatively thick (up to 30 pm), crackfree @-Sic films on this converted layer using individual carbon-and silicon-containing gases has been initially reported by Nishino er al. [12] , [13] and subsequently employed by numerous groups in the USA and especially Japan (see [15] -[I81 for reviews and collected papers describing this research). The process routes and results of the NCSU research are, in general, similar to those of the other groups. As such, they will be described in more detail in the following paragraphs as a representative example of these studies. In all cases the references should be consulted for details regarding this and related research. The chemical conversion process in our cold wall, vertical barrel reactor uses an optimum amount of C2H4 in flowing H2 which is introduced into the chamber at room temperature (C& in H2 has also been used successfully in various process scenarios by most other groups (e.g., see [31] ). The substrates (and the Sic-coated graphite susceptor on which they rest) are rapidly heated to 1600 K over a period of 150 s to produce a very thin, chemically converted layer of monocrystalline p-Sic, as shown by X-ray photoelectron spectroscopy [32] . Microstructural analysis via transmission electron microscopy (TEM) has revealed the layer to be microscopically rough, varying in thickness from 5 to 12 nm. It contains a high density of (111) microtwins and intrinsic stacking faults. In addition, localized regions of the converted layer exhibit disorder [33] . The subsequent CVD growth of p-Sic (100) films on this layer has been achieved at NCSU using SiH4 and C2H4 carried in H2, a substrate temperature of 1660 K and a total pressure of 1 atm. Growth rates are typically 2 pm/h. For a review of this process and for the results of the analyses of the converted layers and the S i c films, see [32] - [34] .
Plan-view and cross-sectional studies of the /)-Sic films reveal planar defects on (111) planes. As in the converted layer these defects were identified as microtwins and intrinsic stacking faults. The density of defects is higher at the interface; it decreases over a distance of 3-4 p m from the interface and becomes approximately equal to that at the surface, even for films 20-pm thick.
There are additional defects that appear as bands of mottled contrast that extend from the Si-Sic interface to the growth surface. These defects have been identified as inversion domain boundaries (IDB's (a.k.a. antiphase boundaries)) [35] - [37] . To eliminate these defects, silicon substrates were used with the <loo> inclined 2"-4" toward <011> [35] , [38] , [39] . Films grown on off-axis orientations greater than 2" were similar and much smoother than the on-axis films. This has been verified by profilometry [39] and scanning tunneling microscopy [40] . Recently Shigeta et al. [41] and Fuji and coworkers [42] have examined the deposition on Si (1 11) and expanded the orientation concept to include Si ( n l l ) where n = 3,4,5, and 6. Schottky diodes on Si (611), Si (411) and Si (111) were superior to those on Si (100); however devices on vicinal Si (100) were not compared.
Despite the high concentrations of these various defects, considerable work continues to be reported regarding CVD growth on Si. Recently, Shinohara et al. [43] reported the exceptional mobility values of 750 and 3000 cm2/V.s for ,&Sic on Si (100) at room temperature and 66 K, respectively. Their work indicated impurity introduction from the Sic-coated susceptor is a likely cause of lower mobilities reported by other workers. In the Soviet Union, Berezhinski et al. [44] have also obtained p-SiC on Si (100) having an electron Hall mobility as high as 700 cm2/Vs and a carrier concentration of (1-5)x I O " C~-~. Furumura et al. [45] have succeeded in growing single crystalline @-Sic films at 1273 K on vicinal Si (111) with < I l l > oriented 4" toward <211> using the gases of SiHC13, C3H8 and H2 at 200 Pa without growing an initial buffer layer. A heterojunction diode was also fabricated using a P-doped S i c layer on a p-Si substrate. This diode showed an ideality factor of 1.05.
Spectroscopic and additional electrical (Hall) studies have been conducted on these new cubic (p)-SiC films in laboratories around the world. Choyke et al. have conducted low temperature photoluminescence (PL) [46] and Raman scattering [47] studies of the p-Sic films having a thickness range of 60 nm to 25 pm and grown on converted Si (100). In the former study, the "defect related" W band near 2.15eV and the G band near 1.90-1.92 eV dominated the spectra for very thin film samples and are believed to be related to dislocations and extended defects. With an increase in thickness of the @-Sic layers beyond 3 pm, nitrogen-bound exiton (N-BE) emission increased relative to the other bands.
The ratio of the intensities of the band and the N-BE line has been proposed [46] as a figure of merit for crystalline perfection in these types of films. Beyond a thickness of 16 pm, the spectra indicated that further improvement in film quality is dependent on the quality of the substrate and/or the initial nucleation conditions. It was also found that a 1-4 /Am transition layer greatly reduced the interface misfit strain. For films thicker than 4 p m the film stress decreased only slightly within an increase of film thickness. This was supported by the Raman data which indicated an in-plane strain of 0.14.2% in the thicker films. The biaxial stress state resulted in a reduction of the intensity in the phonon and no-phonon transitions.
The Raman study [47] also showed that the Si 522 cm-' phonon from a Si wafer is enhanced in intensity by a factor of 2-3 due to a CVD overlayer of cubic Sic. Furthermore, the 3C-Sic longitudinal optical phonon from the SiC/Si samples is enhanced by a factor of 2-3 following the removal of the Si substrate. The strict selection rules were no longer obeyed for this sample assembly.
Freitas er al. have reported [48] measurements of the temperature dependence of donor-acceptor pair PL spectra i in Al-doped cubic S i c films. By monitoring the thermal quenching of the close nitrogen-aluminum donor-acceptorpair (DAP) band PL intensity they demonstrated that the thermal activation energy for the nitrogen donors was 54 meV. This value agrees with the results determined from the spectral energy of sharp-line close DAP spectra [49] . In this work they reported both new PL bands which appeared as low-energy shoulders in the zero phonon line (ZPL) and four phonon replicas of the sharp-line nitrogen bound exciton spectra. The intensity of these new lines increased with decreasing C/Si source gas ratio.
Bishop and Freitas [50] investigated the temperature, and the C/Si source gas ratio excitation intensity dependence of the PL spectra in several undoped and lightly Al-doped thin films of cubic S i c deposited on Si (100). The low power spectra in these samples exhibited a band at 1.91 eV, previously labeled as the G-band [46] . The behavior of this PL band with temperature and excitation intensity suggested that the recombination involves a shallow donor (at about 54 meV) and a previously undetected deepacceptor with binding energy of approximately 470 meV. This interpretation is in agreement with time resolved PL studies carried out on the same samples, which show a range of decay times as expected in processes involving recombination between extended defects. The results from the three different C/Si ratios in the source gas showed an increase of the 470 meV PL band intensity with decreasing source gas ratio. Although this observation is consistent with native defects, it can be explained equally well in terms of a background acceptor impurity whose incorporation is influenced by film stoichiometry. (For a review of the considerable spectroscopic research conducted by Bishop and coworkers on thin films of @Sic, see [51] ).
The CVD @-Sic films grown on Si (100) and vicinal Si (100) have also been extensively characterized via Hall measurements. Segall et al. [52] -[53] determined the carrier concentration on unintentionally doped films as a function of temperature (4-300 K). Their detailed analysis revealed the films to be highly compensated (NA/ND > 0.9). Moreover the donor ionization energies were 13-17 meV, or less than one half the values conventionally reported (40-50 meV) from PL studies (see, e.g., [51] and associated bibliography) and from Hall measurements without the assumption of compensation [54] . Yamanaka et al. [ S I , Suzuki and coworkers [56] , [57] and Tachibana et al.
[58] have conducted similar measurements to 1000 K and also reported heavy compensation. The last authors also conducted the same investigations on vicinal p-Sic (100) deposited on Si (100) with the <loo> inclined 3-4' toward <011>. However, similar characteristics were observed. It was concluded that the elimination of the IDB's by this growth technique (see foregoing discussion) did not reduce the level of compensation or change the donor ionization energies.
Segall et al. [52] , [53] claimed the origin of the shallow donor in the @-Sic films was N; Yamanaka et al. [55] suggested that structural defects such as antisite atoms or vacancies behaved as shallow donors and Suzuki and coworkers [56] - [57] considered the origin unknown. A related theoretical study of the dominant point defects in p-SiC as a function of composition and the Fermi-level position has been conducted by Wang et al. [59] . In the case of n-type, Si-rich /?-Sic (which is the usual type of undoped p-Sic) the Si antisite atoms are the dominant defects with the second most abundant defects being the C vacancies. This result supports the Si self-diffusion model involving Si antisite atoms and C vacancies proposed by Birnie [60] . However, the Si antisite atoms are electrically inactive and the C vacancies are double donors. This does not explain the high concentration of compensators in @-Sic films on Si (100) described above.
Additional research to explain the compensation phenomenon has been performed by Carlos et al. [61] , Freitas et al. [48] and Tachibana and coworkers [ S I . Carlos et al. [61] conducted electron spin resonance (ESR), PL, as well as Hall studies on these films. The ESR K) and PL (1.5-120 K) measurements detected only the presence of N as a shallow donor with a binding energy of 53 meV. From their Hall data, they reached similar conclusions as the previous investigators. After examining the PL spectra at 1.5 K, Freitas et al. [48] subsequently noted that the donor ionization energy levels of 13-22 meV may come from N if it is spatially inhomogeneously distributed in the film. It should be noted that PL is not applicable for the determination of energy levels which do not undergo a photoemission process. Finally, Tachibana et al. [58] conducted Hall measurements to 1000 K on p-and a(6H)-S i c films grown on a(6H) substrates. By contrast, these films were not high compensated (NA/ND = 0.36 for /3-S i c on a-Sic; = 0.02 for a -S i c on a-Sic, respectively). This research indicates that decreasing the defect density in the film leads to a decrease in the compensation ratio.
The donor ionization energies in p-and a-film were 33 meV and 84 meV, respectively. However, these values are still smaller than those for N determined from PL studies (ED = 54 meV [62] , [63] for p-and 170 meV [64] for a-Sic, respectively). Finally, Molnar and Kelner [65] have reported differential Hall studies of epitaxial p-S i c layers grown on Si (100) substrates at four different laboratories. The results were similar for all the samples and demonstrated that the interfacial layer between the substrate and S i c is much more conductive than the bulk of the S i c film. This layer is related to the carbonization of the Si surface prior to the epitaxial growth. The width of the layer varies from 1 to 2 pm for different samples. The carrier concentration increase near the surface is correlated with the defect density determined by SIMS and ESR which revealed an increased nitrogen (donor) concentration in this interfacial region. A 470-meV acceptor was also present in all doped and undoped films. In summary, the evidence to date regarding the origins of the shallow donor and the compensation effect points to N and point defects [66] in the material, respectively. However, the exact nature of the latter is yet to be determined.
The research regarding the deposition of ,&Sic on Si (100) has now sufficiently matured such that new deposition technologies are now being investigated to determine if the film quality can be improved. Fuyuki et al. [67] have recently reported atomic layer-by-layer control using gas source molecular beam epitaxy of the deposition of @-Sic within the temperature range 1250-1320 K on @-Sic (100) substrates previously prepared on Si (100) by the twostep CVD process described above. The source gases of Si2H6 and C2Hz were alternately introduced into a chamber previously evacuated to 3 x lo-'' torr. The RHEED pattern of the surface structure changed from (1x1) to (3x2) when the Si2H6 was introduced. However, it returned to the (1x1) structure when the CZH6 was introduced. The primary results of this process were 1) the fabrication of single crystalline films having a smooth and mirror-like surface and 2) the determination that the number of Si atoms forming the surface superstructure controls the growth rate of each layer.
Gas-source MBE of p-Sic (1 11) on Si (1 11) oriented 4' toward <2n> has also recently been reported by Sugii et al. [68] . In this case the Si surface was initially subjected to a beam of C2H2 at 1173 K for 600 s to effect the epitaxial growth of a 1-2 nm layer of Sic, as is the case in CVD. Monocrystalline S i c was subsequently deposited on this layer at 1173 K using beams of C2H2 and Si simultaneously.
Cross-sectional TEM revealed the layers to be nearly as good as that produced via CVD at higher temperatures. Photostimulated epitaxial deposition of p-Sic on sapphire (a-Al203) (0001) has been achieved by Nakamatsu and coworkers [69] , [70] using an ArF laser, C2H2 and Si2H6 in the temperature range of 1253-142s K, and a pressure of 10-2Pa. Wavelengths shorter than 310 nm were effective for epitaxial growth. Similar studies using an Ar laser and CH3SiC13 and (CH3)2SiC12 carried in N2 or CO2 have been conducted by Salun et al. [71] . The 20-60-m diameter of the beam caused the growth of S i c rods at a rate of 1-70 pm/s depending on the starting compounds and the power density of the laser. Stoichiometric S i c was formed when (CH3)2SiC12 in N2 was used, but only graphite occurred when CH3SiC13 was used.
By far the lowest temperature (680-900 K) at which p-Sic has been deposited on Si has been achieved by Chayahara et al. [72] using an electron cyclotron resonance (ECR) plasma (v = 2.45 GHz) discharge in a gas mixture of SiH4, CH4 and H2. The deposited material was oriented polycrystalline with a maximum grain size of 80 nm; however, this or related techniques are being increasingly used to achieve deposition of semiconductors and insulators at low temperature. It is anticipated that it will see additional use for Sic.
The almost universal use of Si has allowed considerable progress in the understanding of thin film growth as well as the additional procedures necessary to produce devices (see the following). However, the mismatches in thermal expansion coefficient and lattice parameter cause considerable problems in device performance because of the extremely high concentrations of the various defects. In an attempt to substantially reduce the concentrations of all defects simultaneously, growth on the Si (0001) and C (OOOT) faces of commercial (Acheson-derived) 6H-Sic single crystals substrates has been investigated at NCSU within the temperature range of 1683-1823 K at 1 atm total pressure [73] - [75] . The resulting films were &Sic (1 11) at all temperatures studied. Similar research has been conducted by Powell et al. [76] using 6H-Sic crystals with the (0001) surface subjected to various polishing, oxidation, and etching treatments.
The surfaces of our films grown on (0001) were very smooth and reflective; whereas, those grown on were (0007) relatively rough and unsuitable for device fabrication. In contrast to films grown on Si substrates, few defects were observed in these films when examined by cross sectional transmission electron microscopy (XTEM) (Fig. 2(a) ). In fact, high resolution XTEM shows an abrupt and coherent P-SiC/a-Sic interface ( Fig. 2(b) ). A single atomic layer runs completely across the interface which indicates that the growth direction of the p-Sic films was exactly [ m ] in this region (for the growth of p-Sic on the of the C face a-Sic). However, examination in plan view revealed the presence of double positioning boundaries, (DPB's) on both the Si and C faces, as shown in Fig. 2 (c) [74] , [7S], [77] . In an FCC film, these defects, are caused by the existence of two equivalent sites (e.g., B and C on plane A in conventional crystal stacking notation in the [ 11 11 direction) on a (1 11) or (0001) surface. A nucleus forming from an assembly of atoms on the A sites will be rotated 60' relative to a nucleus growing on the B sites. To release the internal energy many stacking faults are generated from the DPB's, as shown in Fig. 2 (c). They either intersect another fault or stop at the partial dislocation which bounds them. When these nuclei grow and meet each other, DPB's are formed between them.
The elimination of the DPB's was achieved by using vicinal a -S i c (0001) crystals lapped such that the [OOOl] was oriented 3" toward [ll?O] [78] . The prepared substrates were oxidized prior to deposition to eliminate subsurface damage caused by the lapping. Deposition was conducted at 1773 K at 1 atm total pressure. 'In contrast with the results noted above, all films produced in this manner were a pure 6H polytype, as shown by the identical diffraction patterns shown as insets in the TEM lattice fringe imaging micrograph in Fig. 3 , taken from the substrate/film interface region. The horizontal fringes in Fig. 3 are the traces of (0001) planes which can be seen to cross from the substrate into the epilayer without distortion. No line or planar defects were present in the area of this micrograph; in fact, few were observed in the entire XTEM sample. This low defect density was verified by extensive planview TEM [78] . More recently, Matsunami and coworkers [79] , [SO] and Powell et al. [81] have reported similar offaxis growth and characterization studies, but without any associated microscopy.
A very different and innovative technique to achieve epitaxial growth of a -S i c films on alpha crystals has been employed for several years in the Soviet Union [82] , [83] . Ten to fifty grams of n-type Si having a resistivity of 100-200 R.cm are thermally heated to x1275K in He such that a conductivity sufficient for levitation is achieved IV. SURFACE CHEMISTRY The accomplishment of monocrystalline thin films of any semiconductor material automatically sets in motion the research necessary to fabricate devices. As most devices are produced in the surface region of the films, it is important to understand the nature of the surface and the effect of temperature, cleaning procedures, and chemical reactions on the crystallographic structure.
The observations of the S i c surface on an atomic scale were initially reported by van Bommel et al. [84] . They described several low energy electron diffraction (LEED) patterns from the Si and C faces of the (0001) planes of the 6H poltype. More importantly they found that the formation of a graphite monolayer occurs on both faces as low as 1175 K under ultrahigh vacuum due to the evaporation of Si and the subsequent collapse of the C of three successive S i c layers. Muehlhoff and coworkers (851 subsequently conducted a more extensive study of the segregation phenomenon on the same surfaces. Between 900-1300 K, the S i c (0007) surface became enriched in surface C; evidence of graphite formation was also indicated. Above 1300 K, graphite readily formed on both surfaces, but the C-terminated surface graphitized at a higher rate than the Si-terminated surface.
Kaplan has conducted an in-depth study of the composition and structure of the (0001) surface of a(6H)-SiC [86] and the (001) and (111) surfaces of p-Sic (861, [87] . Results for the (0001) and (111) surfaces were indistinguishable. Three distinct phases were observed for these orientations: 3x3, (a x 6) R30", and 1 x 1. The 3 x 3 was identified with an adsorbed Si bilayer. Nakanishi et al. [88] found only the 3 x 3 and the (a x a) R30" on the carbon (0007) face; off-axis (5') material showed only the 1 x 1 structure. Kaplan found the (001) orientation of the p-Sic exhibited five distinct phases: 3 x 2 , c(4x2), 2x1, ~( 2 x 2 ) and 1x1. It was postulated that the ~( 4 x 2 ) and 3 x 2 structures were caused by ordering of asymmetric dimers. The ~( 2 x 2 ) was produced by altered bonding at the surface and implied that the common dimerization was absent. The (3x2), ~ ( 2 x 2 ) and (2x1) structures have also been discerned by Dayan [89] .
V. DEVICE-RELATED STUDIES

A. Metal Surface Reactions and the Development of Contacts
For a semiconductor material to ultimately become the host for electronic devices, numerous related technologies must also develop. For example, one must also achieve good ohmic and Schottky contacts which now implies that a scientific approach be used to understand the chemistry and physics of the contact/semiconductor interface. To this end, several investigators have recently reported results of the reactions of various metals with a(6H)-and p-S i c surfaces. Most studies have employed a combination of Auger, EELS, and LEED to observe changes in the interface region upon the deposition of a given metal on a given surface plane. Bermudez [90] has deposited Pd on the (0001) and (0007) faces of a(6H)-SiC single crystals previously disordered by Ar+ ion bombardment during cleaning. He found the interface to be reactive at room temperature with intermixing producing a Pd silicide and dissolved C in the surface region. The Auger results suggested that the local environment of Si in the silicide was that of a mixture of Pd3Si and Pd4Si. Annealing to 1073 K caused the evolution from these silicides to Pd3Si and the most stable phase of PdZSi. The unreacted free C accumulated at the interface. Additional research by this author [91] with Al on the same disordered surfaces showed that quasimetallic islands occurred randomly over the S i c surface. Annealing at moderate temperatures (5873 K) caused aggregation of Al at C-rich sites but with little interfacial reaction. At higher temperatures, A1 reacted only with C to form Al4C3.
Similar investigations [92] by Bermudez have been conducted using A1 and Pt and the ordered @Si (001) face. In contrast to the deposition on the a -S i c (0001) noted above, A I formed two-dimensional layers in the first few monolayers with A1 island formation at higher coverage. Moreover, A1-Si interaction was apparent, but no clear indication of Al carbide formation was found unless the sample was treated to produce a C-rich surface. This suggests that the A14C3 formed on the disordered a -S i c surface occurred via the reaction of A I and C rather than A1 and Sic. This is also consistent with the thermodynamic heats of formation of A14C3 and Sic. During annealing of A1 on /3-SiC(OOl)<2xl), LEED showed first (4x1) then c(8x 2) structures as the coverage decreased. This can be understood in terms of bonding of Al between alternate (110) rows of Si on the S i c surface. A Schottky barrier height of 1.4 eV was determined. For the somewhat less reactive Pt/p-SiC (001) system, the interface structure appeared to be dominated by the surface diffusion of Pt. A thin Pt layer deposited near room temperature was initially uniform but became heterogeneous during low-temperature anneals as Pt agglomerated into islands. Near 1273 K a reaction occurred forming Pt silicide and releasing free C, as was evidenced by distinct changes both in LEED and in the Si and C Auger line shapes. The deposition of Pt on a S i c surface at 1273 K led to a more uniform layer, since reaction occurred immediately (i.e., before the onset of the diffusion). The silicide layer appeared to be extremely stable at temperatures as high as 1323 K with no interdiffusion of the remaining Pt. However, in the case of deposition on the Si-terminated a -S i c (0001) surface, Pt interdiffused rapidly leading to almost complete disappearance of the Auger signal from an initial Pt layer at T I 1273 K. This demonstrates the difficulty in extrapolating metal/SiC results from one type of S i c lattice to another.
The metal/SiC interface studies have recently become more oriented to finding suitable ohmic and Schottky contacts. Zeller et al. [93] , and Bellina and Zeller [94] have investigated the interface reactions of nichrome, Ni, Cr, Au/Ta, and Ti deposited onto p-Sic (001). For all metals except nickel, metal carbides were detected at the interfaces combined with the liberation of Si which diffused to the surface. In the case of Ti the amount of liberated Si depended on the relative amounts of both free surface carbon and deposited Ti. Initially these carbides tended to promote adhesion and limit the reaction with the substrate. Annealing at or above 723 K caused nickel to diffuse into the S i c and the Ta and Cr films to migrate through the capping material and away from the Sic. This caused delamination. Nickel adhered well to the p-Sic but at 723 K, it tended to decorate defects on the surface. The Cr and Ta did not diffuse into S i c upon annealing.
Ioannou et al. [95] have successfully fabricated Aut/?-S i c Schottky barriers via electron beam evaporation. The forward current-voltage characteristics of the as-deposited contacts were exponential over at least six orders of magnitude, the ideality factor was in the range of 1.520.2 and the barrier height was approximately 1.2 eV. The forward turn-on voltage was 0.6-1.0 V, and in the reverse direction, soft breakdown occurred in the range 8-10 V. These contacts remained almost unaltered by a 1-h heat treatment at 300°C in argon, and were still rectifying after further heat treatments at 773 K. However, at 973 K the contacts degraded and showed ohmic behavior. Auger studies of the interface of the as-grown and annealed material showed a gradual outdiffusion of Si which became more prominent at higher temperatures. However, the Sic interface was found to be an effective barrier to Au diffusion into the semiconductor.
Additional Auger studies of Schottky contacts, namely PtSi, on n-type p-Sic (001) by Papanicolaou et al. [96] have shown that short annealing cycles in the 623-1073 K range cause the formation of PtSi, and PtC at the interface, as shown by the migration of Pt into the SIC. The barrier height increased from 0.95 to 1.35 eV with increasing annealing temperature. The rectifying characteristics improved as a result of a low temperature anneal and remained stable to 1073 K. Waldrop and Grant [97] have used XPS and electrical property measurements to determine the chemistry and electrical properties of Schottky barrier metal (Pd, Au, CO, Ti, Ag, Tb, and Al)/P-SiC (001) interfaces wherein the S i c was terminated by approximately one monolayer of oxygen. They also found the interface to be chemically unreactive at room temperature. The metal contacts exhibited a wide range (0.95-0.16 eV) of barrier heights which depended strongly on the work function of the metal. (For device applications, high work function metals are appropriate for Schottky barrier contacts and low work function metals for ohmic contacts.) Additional efforts regarding Schottky diodes in which there was no associated interface chemistry research are descrihed in Section VI. [loo] doped polycrystalline /%Sic p-type by flowing Hz through trimethylaluminum (TMA) during crystal growth via the van Arkel process. Figure 5 shows the results of the experimental SIMS measurements by Kim and Davis [ l o l l of atomic dopant concentration as a function of the partial pressure of the dopant source gases for N, P, Al, and B. The linear character of both the curve for A1 and the sections of the graphs for P, B, and N at lower pressures is predicted from considerations of Henry's law.
B. Impurity Incorporation In
Solubility data from direct measurements such as diffusion or lattice parameter studies are not available in the literature for the various dopants for the temperature of 1633 K used for the CVD growth. However, the change in slope of the atomic concentration curves for P, B, and N, as well as the changes in the surface character and the X-ray Laue patterns of these heavily doped samples relative to the undoped (or lightly doped) materials indicate the onset of polycrystallinity . These changes are believed to be triggered by the introduction of the various dopants in excess of their solubility limits. Furthermore, the grain boundaries can act as sinks for excess dopant and thus allow continued incorporation of these species at levels significantly higher than allowed by the lattice. The maximum in the A1 concentration could not be determined because of increased gas phase nucleation and the resultant occurrence of poor films at high TMA input.
The carrier concentrations of each dopant were also found to be a linear function of the partial pressure of the dopant source when plotted on a log-log scale, as shown in Fig.  5 . Each figure also reveals a major difference between the atomic concentration and the carrier concentration for each dopant. The reasons for this include the measured deep energy levels for the p-type dopants of A1 (0.24 eV) and B (0.735 eV) as well as the possibility of compensation from unintentionally introduced n-type dopants (e.g., N). Other possibilities include i) compensation from line or point defects and/or trapping of impurities at the dislocations and stacking faults in the material, ii) dopant-Si and/or dopant-C interaction, and iii) location in nonelectrically active interstitial sites (especially plausible for B). Thus a portion of each of the dopants is either ionized on nonelectrically active sites or complexes with Si or C. Combinations of these events are also probable.
Ion Implantation: As alternatives to in situ doping, diffusion and ion implantation provide means of controllably introducing impurities into semiconductor materials. In Sic, diffusion processes require both temperatures greater than 2273 K and relatively long times to accomplish the mass transport required for device fabrication. Under these conditions, masking oxide layers, essential for selective doping, vaporize and S i c decomposition occurs. Therefore, a more viable solution is ion implantation.
The Group IIIA elements of B, AI, Ga, In and T1; the Group VA elements of N, P, Sb, and Bi, as well as Be, have also been implanted into 6H a -S i c single crystals in research directly related to microelectronics (Leith et al.
[ 
The effect of ion implantation at room temperature versus liquid N2 conditions on the extent of amorphization in p-S i c may be seen by the efforts of Edmond et al. [115] with P using the same dose and energy of 1~1 0 '~ cmP2 and 110 keV, respectively. The 298 K sample had a 10 nm crystalline surface, an amorphous depth of 0.13 pm and visible damage to 0.23 pm. The LN implant created a thinner crystalline cap ("5 nm), an amorphous depth of 0.17 pm and visible damage to 0.35 pm. Annealing studies by Edmond et al. [116] at 1973 K for 300 s using samples containing a dual implant of P (220 keV, 1~1 0 '~ cm-2, and 110 keV, 6 x cm-2) revealed that the buried amorphous layer became saturated in P causing the layer to regrow in a polycrystalline microstructure after the first 100 nm. Even in this latter region, many small precipitates and loops were observed.
The implantation research of Avila et al. Ill81 had as its principal objective the fabrication of p-n junctions via the introduction of B or A1 into the n-type ((1.8-3.8) x 1017 cm-3 P-SiC films. Triple implants of B (4, 6, and 10 x 1014 cmP2 at 30, SO, and 100 keV, respectively) and double implants of A1 (7 and 10 x 1014 cmP2 at 100 and 200 keV, respectively) were produced at 923 K and the samples annealed at 1638 K for 1800 s in Ar. The implant profile was unaffected by the annealing. The current-voltage characteristics of the Al-implanted structures showed little rectification. The B-implanted diodes exhibited rectification with ideality factors of 2.2 and higher, breakdown voltages of 5-10 V and a series resistance of 20 KO.
As described above, little success has been achieved in affecting precipitate and/or damage-free SPE regrowth in /3-S i c films previously amorphized by ion implantation. In addition, no pronounced changes in the electrical properties of any of these films occurred until anneal temperatures equal to or in excess of 1673 K were employed. As such, hightemperature implantation was studied (see Edmond, et al. [117] ) to surmount some of these problems. For example, implantation of A1 or N at 623, 823 and, especially, 1023 K using doses and energies similar to those used at room and liquid N2 temperatures allowed sufficient in situ annealing during implantation to produce both essentially damagefree implant regions as well as virtually complete electrical activation of the implanted species. The backscattering spectra from the 1023 K implants nearly coincided with the aligned spectrum of the unimplanted material. In addition, cross-sectional TEM analysis revealed that implantation at the highest temperature resulted in neither visible lattice damage nor precipitates obtained from the anneals of the low temperature implants. Finally, it should be noted that a slight increase in the electrical activation of the hightemperature implants can be achieved if the samples are annealed at 1473 K for 1800 s; however, this is far below the temperatures needed for processing the samples implanted under 298 K or LN conditions.
C. Dry Etching
In order to characterize electrically the ,&Sic films via p-n junction measurements, as well as fabricate certain devices, a method of selective, controllable etching is needed. However, S i c is an extremely inert material that can only be conveniently etched by molten salts or C12 or H2 gases at high temperatures (see Appendix A in [ 111). Therefore, dry etching techniques using fluorinated gases have been investigated. Previous experiments of this type on /3-Sic thin films have all used CF4 and CF4 + 0 2 mixtures in a variety of modes, including reactive ion beam etching [119] , plasma etching [120] , and reactive ion etching (RIE) [121] . These techniques and the various parameters employed in their use did not result in etched surfaces sufficiently smooth for devices. A more recent effort by Palmour et al. [122] has shown that for reactive ion etching of @-Sic, the choice of cathode material plays a major role in the chemical and physical characteristics of the etched surface. Anodized A1 cathodes were found to cause micromasking of the S i c during etching, as shown by the detection of this element on the etched surface and the presence of surface roughness. The degree of roughness also depended on the choice of fluorinated gas, with the faster etching NF3 causing more roughness than CF4 employed under the same conditions. The use of the A1 cathode also caused accumulation of F in both gases used, allowing it to polymerize with the C on the S i c surface. The use of a C cathode coverplate ameliorated the micromasking problem, allowed anisotropic patterns to be produced and left a smooth and chemically clean surface, with little or no fluorocarbon polymerization. This decrease in roughness was especially true with the C cathode/NF3 combination. Plasma etching in SF6 caused crystallographically spiked formations but left a very clean surface that actually had less native oxide than unetched p-Sic.
More recently, Pan and Steckl [123] have conducted an in-depth study of the RIE of RF-sputtered S i c films on Si (100) substrates which were subsequently annealed at 1373 K in N2 for 0.5 h. The resulting films were polycrystalline. The fluorinated gases of SF6, CBrF3 and CHF3 mixed with 0 2 and an A1 mask were employed. The S i c etch rate was believed to be controlled by a combination of physical (dc bias) and chemical (fluorine and oxygen concentration) mechanisms. A critical dc bias separated the two regimes. Good anisotropic profiles were obtained using CHF3/90% 0 2 and SF6/35% 0 2 plasmas. These conditions also allowed selective S i c to Si etching.
VI. DEVICE FABRICATION AND CHARACTERIZATION
Operable S i c devices have been successfully fabricated in a -S i c in previous concentrated efforts to develop this material as a semiconductor (for an overview of this earlier work see [124] ). However, the devices were produced in Lely crystals, the character of which was not reproducible from run-to-run, as described above. This coupled with a sharp downturn in funding delayed the evolution of devices in this material. A review of device research and characterization in /3-and cy-Sic materials conducted in the last five years is discussed in the following two subsections.
Where possible, the reader should consult the indicated references for a more complete account of the research.
A. Beta-Silicon Carbide Devices
Yoshida et al.
[ 1251 have produced Schottky-barrier diodes on unintentionally doped films grown on Si (100) with nickel and gold as the ohmic and rectifying contacts, respectively. The barrier height, as determined by capacitance and photoresponse measurements, was 1.1520. 15 6 , and the Schottky barrier height was determined to be 0.9-1.1 eV. These investigators also examined the effects of different (nl 1) orientations of the /3-Sic films (n=1, 3, 4, 5, and 6) and compared these results with Au and Pt diodes produced on Si (100) [42] . Additional aspects of this work are also referred to above and in [ 141 and [ 171. The 0.75-nm diodes on Si (61 l), (41 l), and (1 11) showed excellent characteristics relative to those on (100); namely smaller reverse leakage currents, ideality factors near unity and larger barrier heights. Relatively poorer characteristics were found in devices on (311) and (511). As expected, the barrier height of the Pt diode was higher (1.69 eV) for this larger work function metal than for Au (e.g., 1.4 eV for the (611) oriented material).
Suzuki and coworkers [ 1271, [ 1281 have fabricated p-Sic (100) p-n junction diodes having a mesa structure and determined their electrical character to 773 K. No significant chemical degradation was observed at any temperature. At room temperature, the device had a forward turn-on voltage of about 1.2 V and a reverse leakage current of 5 pA at 5 V. However, both parameters seriously degraded with an increase in temperature. The curves of forward current density versus voltage contained three distinct regions at all temperatures which indicated the following: 1) excess currents at applied voltages lower than about 0.6 V; 2) exponentially increasing currents at 0.6-1.1 V; 3) gradually increasing currents at voltages greater than 1.1 V.
Yoshida et al. have also fabricated metal/semiconductor (Schottky-barrier) field-effect transistors (MESFET's) by the successive CVD of aluminum-doped (1 x 1017 cmd3), ptype and undoped, n-type ((3-7)x 10l6 ~m -~) p-Sic 1.ayers on p-type silicon substrates [129] . Gold and aluminum electrodes were used for the Schottky-barrier gate and for the ohmic (source and drain) contacts, respectively, for the n-type Sic. Gate voltages (V,) from 1.0 to 0.6 V were applied. A high channel resistance and a small drain current ( I~= 1 0 PA) indicated that the leakage current (IL) through both the S i c p-n junction (used for isolation of the device region from the silicon substrate) and through the isolation grooves, was significant compared with the current through the n channel. A transconductance at saturation of about 0.09 mS/mm-' and a threshold voltage of about 1.4 V were reported. Daimon et al. [130] and Yoshida et al. [131] have also investigated the effect of heating to 573 K and 673 K [130] on the operation of a MESFET similar to that just described but one which had the aluminum layer replaced by a layer containing boron and a different configuration of electrodes. Gold and aluminum were again used for the contacts. The effective channel length and width in both cases were 20 and 500 pm, respectively. At 298 K the IL was considerably reduced in this sample relative to that in the aluminum doped material. The gate voltages necessary to achieve nominal pinch-off of the devices ranged from -1.6 V to -4 V. Saturation was observed in both cases. In the devices taken to 473 K, a maximum transconductance of 0.5 mS/mm was reported at room temperature. In the improved devices taken to 573 K, the value was 1.1 mS/mm at the same temperature. In both cases, increasing the temperature resulted in a decrease in both soft-breakdown voltages and transconductances. A considerable increase in leakage current was also noted. The devices did not saturate at the highest temperatures of operation. The causes of these changes were postulated to be interrelated in that, in the deep depletion mode, the current flow was through the boron-doped layers in which the resistivity was reduced by the increased thermal energy. Conversely, in the enhancement mode, the drain current was reduced by a decrease in the electron mobility with temperature. The drain current versus voltage characteristics were unchanged after heating the sample to 573 K in air.
Simultaneous research at NCSU by Kong et al.
[ 1321 and Kelner and coworkers [133] has also resulted in operable MESFET's. These devices were produced in a 300-600-nm thick undoped, n-type /3-SiC film epitaxially deposited on a buried 7-pm thick aluminum-doped p-type p-Sic layer previously grown on p-type silicon. The latter layer was used to confine the current to a thin, n-type active layer and to move this active layer away from the defect region which extended about 3 pm from the Si-Sic interface. The carrier concentrations of the n-and p-type layers were both 5 x 10l6 ~m -~. The sample was subsequently oxidized in flowing dry oxygen at 1373 K for 7 . 2~ lo3 s to grow a 46-nm thick Si02 layer to passivate the as-grown surface. A three-level mask set employing concentric ring geometry was used wherein the gate pattern completely enclosed the central 100 m (drain) contact. The gate length and the sourceto-drain distance were 3.5 pm and 10.5 pm, respectively. Sputtered TaSi2 was used as the ohmic contacts for both the source and the drain. These contacts were annealed in a vacuum at 1173 K for 300 s to minimize contact resistance. Thermally evaporated gold was used as the gate rectifying contact. Very good drain-current saturation was achieved as the drain voltage (VD) increased. The maximum transconductance in the saturated region was 1.6 mS/mm. The threshold voltage was -1.4V. For a VG less than -2 V, the drain current was virtually independent of the gate voltage, and thus the device could not be fully turned off. The details of the fabrication and the electrical character are provided in [132] . In the research conducted by Kelner et al. [133] , the carrier concentration of the p-type layer was ( 1 -2 )~1 0 '~c m -~. The gate length and width of the devices were 5 pm and 210pm, respectively, with a sourcedrain distance of 8 pm. Modulation of the n-type channel current was achieved with an Au Schottky barrier gate. A maximum transconductance of 2.3 mS/mm was obtained. However, the device could not be completely pinched off and displayed a high output conductance due to leakage current in the p-type layer.
Furukawa and coworkers [134] and Kelner et al. [133] , [ 1351 have fabricated junction-gate (J)FET's using two different structures. That of the former authors consisted of a B-doped, p-layer, an undoped n-layer and an Al-doped top layer on Si (100). The B-containing layer was used under the n-channel to reduce the leakage current through the p-layer. The source and drain regions were reactively ion etched into the n-layer using CF4 and 0 2 . The gate length and width were 20 pm and 1.0 mm, respectively. Clear FET characteristics were obtained, but saturation did not occur. The maximum transconductance was in 20 pS/mm.
Kelner et al. produced a buried JFET in x1.2 pm, ntype @-Sic layers deposited both on p-type Si (100) [133] , [135] and p-type a -S i c (0001) substrates [136] . A crosssectional view of the device is shown in Fig. 6 . The gate width and source-to-drain distances were 200 pm and 4 pm, respectively. Electrical isolation of the n-type channel was achieved using reactive ion etching with an SF6 plasma which removed x1.5 pm of Sic. The measured ID-VD curves for the device in material deposited on S i c are shown in Fig. 7 . The device showed limited saturation at V~s x 8 V and pinch-off at approximately -10 volts. The maximum measured transconductance was x 2 0 mS/mm. Analysis of the data using a charge control model showed the effective field-effect mobility (x560 cm2/V.s) to be close to the measured Hall mobility (x470 cm2/V.s) and the saturated electron drift velocity (V.s) in the channel to be close to the predicted value of 2x107 cm/s. The ID-VD characteristics of buried JFET's having different gate lengths were also determined. of transconductance to scale with gate length as expected from the calculations. Moreover, the assumption of VS = 2 x lo7 cm/s in the model appears to be supported by the similarity in experimental data. Further improvements in the performance of this device may be obtained by reducing the channel length and optimizing the channel thickness as well as controlling the doping levels. As can be seen from Fig.  8(b) , the predicted values of the transconductance for the device with a thin channel (d=0.3 m) having a length=l pm are above 100 mS/mm. Cut-off frequencies as high as 5 GHz may also be achieved.
Shibahara et al. [137] , Fuma et al. [138] , and Palmour and coworkers [ 1391 have produced working, enhancement mode (normally off) metal/oxide/semiconductor field effect transistors (MOSFET's) on @-Sic (100) films. The MOS-FET reported by Shibahara et al. [137] was fabricated in boron-doped p-type S i c (about 7-m thick and with a carrier concentration of about 1 x 1017 ~m -~) with the source and drain formed by ion implantation of P+ and subsequent annealing at 1353 K for 3.6 x lo3 s. The IL between the source and gate was less than 1 pA for a gate bias of 210 V. Fuma et al. [138] produced their MOSFET device in an n-p-n structure deposited on a p-Si substrate. The ptype dopant was obtained from B2H6. A mesa structure was produced using reactive ion etching. Aluminum, annealed at 725 K, served as the source and drain contacts. The ,. . . drain current tended to saturate at room temperature. The maximum transconductance was 200 pS/mm. These characteristics degraded considerably above 473 K. The devices fabricated by Palmour et al. [139] used a p-layer (Al-doped) deposited on n-type Si into which a dual N implant (peak concentration = 5 x and 3.4 x 10" ~m -~) was produced at 873 K. Phosphorus-doped polysiiicon acted as the implant mask and as a self-aligned gate. TaSi2 was used for the contacts. The gate length in this work and that of Fuma et al. [138] described above was 20 m. The devices [139] showed good saturation at room temperature and could be pinched off using a VG of -4 V (VD = 5 V). The maximum transconductance was 0.335 mS/mm. The devices showed good stability to 673 K, however the IL increased from 10 pA (298 K) to 80 p A (673 K).
Depletion-mode (normally on) MOSFET's have been fabricated by Kondo et al. [140] , Furukawa et al. [134] and Palmour and coworkers [139] , [141]. Kondo's team produced their device on an undoped, n-type S i c layer grown on an aluminum-doped, p-type layer previously deposited on a p-type (40-60.cm) silicon substrate. Polysilicon combined with aluminum metallization was used for the source and drain contacts. Considerable leakage current through the p-type layer was evident, as the ID did not saturate even at VD more negative than -12 V. The devices produced by Furukawa et al. [134] (and referred to as insulated-gate FET's) were similar to those of Kondo et al. [140] except that the final p-layer was doped with B because of the better rectifying characteristics of undopedP3-doped p-n junctions. Depletion character was evident but the devices did not saturate nor could they be turned off. The maximum transconductance was 40 pS/mm.
Palmour et al. [139] , [141] have produced devices with markedly improved performance. These devices were fabricated in n-type (undoped) layers on p-type (Al-doped) layers on a -S i c substrates. The materials for the gate and the contacts were the same as those for the enhancementmode devices described above. The "+ source and drain areas were subsequently formed via dual N+ implants at 773 K. As shown in Fig. 9 , the devices showed very stable drain current saturation to a V D of 30 V. The maximum transconductance at 298 K at 20 V was 5.32 mS/mm. The most notable attribute of these devices was that the excellent drain character changed only slightly to 923 K, the highest temperature at which any FET has been reported to operate. The transconductance increased to 11.9 mS/mm at 673 K but decreased slightly at higher temperatures. Raising the temperature to 973 K caused the gate oxide to experience breakdown.
Finally, one of the most recent and novel devices incorporating p-Sic layers is the p-SiClSi heterojunction bipolar transistor (HBT) fabricated by Sugii and coworkers [142] , [ 1431. Phosphorous-doped S i c (the emitter) was initially grown epitaxially on n-type (111) Si substrates. Reactive ion etching removed this layer except for the 250 pm2 emitter area, and B ions were implanted through the remaining and previously oxidized assembly to form the base region. Sputtered Ni was used for the emitter and base electrodes, and A1 was evaporated to form the collector electrode. A schematic of this process and the transistor characteristics are shown in Figs. 10(a), (b) . A common-emitter current gain of 800 was attained in the low collection current region. The 1.1 value of the ideality factor of the base current suggests that the diffusion current is dominant. Although the devices exhibited a punch through problem, it did not strongly affect the results. Surprisingly, the large number of misfit dislocations at the SiC/Si interface were ineffective as recombination centers and thus did not deteriorate the character of the HBT.
B. AZpha Silicon Carbide Devices
Some of the first electronic devices fabricated in this new era of a -S i c bulk crystals and films have been fabricated by Dmitriev et al. [82] , [83] , (1441, [145], and Anikin et al. [146] . All devices were produced by the containerfree liquid phase epitaxial process described above. These investigators initially produced both n+-n-p+ and n+-n-pp+ structures on n+ substrates [82] . These diodes were made using chromium for ohmic contacts to the n-type region and aluminum for ohmic contacts to p-type regions. Subsequently, better quality diodes of the same types with breakdown fields in the range of (2-3) x lo6 V/cm, ideality factors of 1.7 and a saturation current density of A/cm2 were grown by investigators in this same group [83] on 4H-Sic Lely substrates. Silicon carbide tunnel diodes were also produced by Dmitriev and his coworkers [144] at about the same time as those noted previously.
Dmitriev and his collaborators have subsequently reported the fabrication on 6H-Sic of a long channel (20 p m gate length) JFET with a buried gate [145] . In the temperature range from 23 K to 773 K, the transconductance varied from 0.25 to 0.5 mS/mm. The maximum value was obtained at 563 K. Subsequently, Anikin et al. [146] reported the fabrication of a similar device in 6H-Sic, but with a gate length and width of 10 pm and 400 pm, respectively. Improved performance was achieved including excellent saturation in the I-V characteristics. Other room temperature properties included a maximum drain current of 20 and [146] . The structure of the device is shown in mNmm. The I-V characteristics for the devices with a 39-pm gate length were measured at temperatures of 297, 543, and 673 K (Fig. 12(a) ). Device transconductance dropped with an increase in temperature due to the decrease in the electron mobility. Figure 12(b) shows the temperature dependence of this mobility calculated from the measured values of the device transconductance and drain conductance at low drain voltages and temperature dependent Hall mobilities measured in independent studies [%I, [ 1481. All three mobility curves are in agreement, thus we conclude that the decreasing the transconductance with increasing temperature is strongly related to the decrease in mobility. Additionally, Dmitriev et al. [149] and Vainshtein et al. [150] (also in the same group as Dmitriev) have fabricated the first a -S i c dynistors (also known as Shockley diodes). The acceptor concentration in the substrates was z 1019 ~m -~. The initial, unintentionally doped epitaxial layer (% 1-pm thick) had the effective donor concentration of approximately 5 x 10" ~m -~. After the growth of this first layer, Al was added to the melt, and the second p-type epitaxial layer (E 1.5 pm) was doped n-type with nitrogen (Nd-N, z 10ly cmV3). All contacts were made from Al. These structures showed the following features: the turn-on time constant varied from 1 ns to 10 ns; static switching voltage of 10-50 V; inverse voltage to 90 V, switching time of 10-40 ns and recovery time of 150-200 ns.
Additional device efforts in the Soviet Union include a p+-7r-n+ double injection S i c structure fabricated by Litvin et al.
[113] using ion implantation. They observed a negative differential resistance related to the filling of the traps in the T layer. This device is the first S i c analog of a p-i-n structure. Anikin et al. [151] and Chelnokov [152] , [153] have also described a -S i c tunnel diodes and voltage limiters. The former had a peak-to-valley ratio of 2.5 at 300 K with peak currents between 0.01 and 2 mA and peak voltages between 0.2 and 0.4 V. Negative resistance in these diodes was observed to 800 K. The voltage limiters operated from 2.7 to 170 V for different devices. Maximum currents exceeded 20 A with a maximum operating temperature of 820 K.
More recently, a concentrated effort to develop devices in a -S i c has been conducted at Cree Research, Inc. by two of the authors (JWP and JAE). This work is reported here for the first time and thus is presented in greater detail. Figure 13 shows the linear I-V characteristics of a p-n junction diode. A peak inverse voltage of 455 V was reached whereupon avalanche breakdown occurred. The breakdown initially occurred at -420 V with a reverse IL of 4 PA, increasing to SO p A at 450 V. Thereafter the device operated in avalanche with current increasing linearly with voltage. The value of the ideality factor in forward bias was between 1.6-2.0 thus indicating a compromise between diffusion current and generation-recombination dominated processes. Heating the diode to 62.5 K (Fig. 13(b) ) caused 1) a decrease in the turn-on voltage from ~2 . 4 V to ~2 . 0 V, due to a reduction in bandgap, and thus an increase in the intrinsic carrier concentration, and 2) a slight increase in the prebreakdown leakage current due to new thermally generated carriers. Otherwise the graphs were identical. Similar diodes fabricated at the Ioffe Institute [152] had forward currents to 8 A with forward voltages less than 4V (decreasing to 2.5 V at 800 K), breakdown voltages to 350 V with a reverse current at 293 K of A. The maximum operating temperature was 820 K (however, more recently reported data [ 1511 indicates that some diodes have operated to 10.50 K).
The average power/area as a function of time required to cause p-n junction failure has also been determined by the Cree investigators. The inherent power pulse resistance of Sic-based electronics has long been a predicted benefit. According to Wunsch and Bell [154] , the principle mechanisms of semiconductor junction failure when subjected to an electromagnetic induced power pulse are: 1) surface breakdown around the junction, and 2) internal breakdown through the junction within the body of the device. The problem of surface breakdown has received extensive design consideration and many junctions exhibit body breakdown prior to surface breakdown. In internal body breakdown, the destructive mechanism usually results from changes in the junction parameters due to the high temperatures locally within the junction area. Therefore, the theoretical treatment of the problem can be reduced to a thermal analysis. The theory is valid whenever high transient voltages appear in a circuit whether the pulse origin is electromagnetic or transient from within the circuit itself. For Sic, the theoretical limit, following the analysis by Wunsch and Bell [154] is:
where P is the power; A , the junction area; and t, the time.
With regard to the theoretical limit, S i c devices should be -5.4 times more resistant to electromagnetic radiation effects than silicon. This advantage increases to -17.5 times when comparing the theoretical and experimentally determined expressions for these two materials, respectively. This is because Si devices fail at levels below the theoretical value for P/A due to "hot spot" punch through.
In this research, 6H-Sic diodes with a 60V PIV rating were tested at% 1.5 ps, % 10-20 ps and 100 ps pulses.
As shown in Fig. 14, averaging the results of the data, one obtains an experimental expression for power pulsing toughness of S i c diodes:
This is an improvement over silicon devices by a factor of 1.8-3.2 in the pulse times tested (1.5-100 ps). However, it is still a factor of 5.4-9.9 below the theoretical limit (in the same pulse time range) for Sic. For this reason, it is postulated that the principle mechanism of failure for the present devices is not localized melting S i c at the junction, but rather breakdown of the junction passivation layer.
In addition to its high operating temperature and resistance to power pulses, 6H-Sic p-n junction rectifiers have an extremely fast switching speed. The minority carrier lifetime in S i c is ~1 0 ns. Therefore, these ultrafast diodes feature speeds in the 10-20 ns range while operating at high temperature with low leakage current. Figure 15 illustrates the reverse recovery time for a typical 6H-Sic diode (PIV 50-700 V) operating at RT. At 623 K, the'recovery time increased slightly (~2 0 % ) .
Unlike any other rectifier commercially available today, S i c rectifiers provide the collective combination of high voltage, high speed and high tolerance to transient surges at high temperature.
Although the capabilities of the S i c p-n junction diodes are outstanding for high temperature, high speed applications, the one disadvantage to these is the higher built-in voltage. To overcome the problem of a high forward voltage drop, at least in low reverse voltage applications, S i c Schottky diodes have been fabricated by Cree Research, Inc. investigators. Theoretically, these should provide the same high speed and high temperature operation of the S i c p-n junction diodes, but with about half of their built-in voltage. Experimental devices exhibited a built-in voltage of just 1.1 V, yet were able to withstand reverse-bias voltages of up to 60 V at temperatures as high as 673 K. When heated to elevated temperatures, the leakage current of the diodes increases ( Fig. 16 (b) ), but the increase is marginal in comparison to the leakage current increase typically observed in silicon Schottky diodes when heated to only 373 K. Above 373 K, the leakage current in Si Schottky diodes makes them virtually useless, but analogous S i c diodes retain very good characteristics. The leakage current at a reverse bias of 60 V increases to only 350 pA. Reverse recovery times of experimental S i c Schottky devices at room temperature are in the range of 4 ns, which is comparable to their silicon counterparts. This is to be expected since the speed of any Schottky diode depends primarily on the simple capacitances of the semiconductor interfaces and not on minority carrier lifetimes. It should be noted that the reverse recovery time of S i c Schottky diodes increases only slightly as the temperature rises; it is 5.3 ns at 623 K.
As a result of the Schottky diode results discussed previously, research on 6H-Sic MESFET's was performed. The material structure and the device characteristics of one of these MESFET's are shown in Figs. 17 and 18 , respectively. This device had a gate length of 10 pm, a gate width of 1 mm, and a source to drain distance of 30 pm. At room temperature (293 K) the device showed very good current saturation to a drain voltage (VD of 40 V, as shown in Fig. 18(a) . The maximum transconductance was 2.1 mS/mm with a pinch-off voltage of VG = 1.85 V. The subthreshold leakage current was quite low, having a value of 60 nA at VD = 40 V and a gate voltage (VG) of -2.5 V. The MESFET's continued to operate well when heated to 473 K, as shown in Fig. 18(b) . The maximum transconductance decreased to 1.35 mS/mm, but the current saturation remained was very good to VD = 40 V . The substhreshold leakage current increased to 125 nA at VD = 40 V and VG = -2.5 V . The I-V characteristics at 623 K are shown in Fig. 18(c) . The subthreshold leakage increased to 3.6 pA at VD = 40 V and VG = -1.85 V throughout the measured temperature range. These devices continued to operate well at temperatures up to 773 K.
The material structure and the device I-V characteristics of a 10-pm channel length 6H-Sic inversion-mode MOS-FET are shown in Figs. 19 and 20 , respectively. Very good current saturation was obtained at room temperature to a VD = 30 V . A maximum transconductance of 0.27 mS/mm was observed at VG = 24 V. The threshold voltage was very high, about VG = 90 V . It is apparent from the high threshold voltage and the relatively low transconductance that the Sic is either filling fast interface states or going into deep depletion before it is able to form an inversion layer. An increase in temperature caused an increase in the maximum transconductance to 0.9 mS/mm at drain and gate voltages of 30 V and 24 V, respectively. The threshold voltage also decreased from 9 V to 3.8 V. This trand continued with further increases in temperature to 673
K. Under the same bias conditions, the transconductance again increased to 1.03 mS/mm, and the threshold voltage decreased to 0.25 V. Because of the high transconductance, the lower threshold voltage and a relatively low leakage current, it is obvious that this device operated better at 673 K than at room temperature. This device continued to operate very well to 923 K. The leakage current was 2 pA at Material structure of a 6H-Sic MOSFET fabricated at Cree a Si melt in a graphite crucible. A brightness of 100 fL at room temperature was reported with no failure for longer than 15 000 h over the temperature range between room temperature and 673 K.
Extensive and more recent research on these devices has also been conducted in Germany by Ziegler et al. [25] and Hoffmann et al. [156] [29] . These investigators have prepared Al/N p-n junctions in 6H-Sic using either the combination of a Si solution contained in a graphite crucible, a rotating dipping method (see Suzuki et al. [157] and Ikeda et al.
[ 1591) and resulting sequential double epitaxial growth, or double epitaxial growth via CVD. In the former, after player growth in the Si melt doped with Al was achieved, n-layer growth was conducted by introducing N2 gas into the growth chamber.
The light emission mechanism was investigated through the detailed analyses of temperature and excitation dependences of the spectra and time-resolved spectral change for various S i c LED's emitting different colors. As shown by Ikeda et al. [159] , the main mechanisms are attributed to i) donor-acceptor (D-A) pair recombination (-480 nm), ii) bound exciton recombination at localized centers related to Al impurities (-455 nm) and iii) free exciton recombination -425 nm). Since the intensity of the -425-nm peak increases with an increase in current, the component of short wavelength emission increases and hence the total brightness does not show saturation. If the content of N in n-type S i c is reduced, the main emission peak at -480 nm shifts to the shorter wavelength side (-460 nm) owing to the lower contribution of D-A pair recombination. The external quantum efficiency of S i c blue LED's prepared by LPE growth using 6H-Sic substrates grown by the Lely sublimation method has been reported by Matsunami et al. [160] to be in the range of 2~l O -~% . Recent increases in efficiency using transparent substrates produced by the seeded sublimation method have achieved a value of 2x 10--2%.
Blue emitting LED's having a 470 nm peak wavelength at 20 mA have also been recently developed at Cree Research, Inc. These diodes feature a 5 V maximum reverse voltage with a typical forward voltage, radiant flux and spectral halfwidth (at this writing) at 20 mA of 3 V, 8.0 pW and 70 nm, respectively. q . via implantation of p into n-type (N-doped) a (6H)-Sic.
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The electroluminescence maximum was at 580 nm. Green LED's have also been fabricated by implanting B into 4H polytype, n-type S i c [165] . Doping with Sc in 4H shifted the electroluminescence peak to 520 nm. The quantum yield of this latter polytype is 0.5 x Dmitriev et al. [167] have also produced a three color blue (470 nm) green (510 nm) red (650 nm)) S i c single crystal display using epitaxial films grown on a (6H) substrates by the containerless method noted above at 1775 K. The p-regions were produced by ion implantation with subsequent annealing at 2073 for 5 min. The diameter of each diode was 300-500 pm with the distance between emitters of 300 pm.
Finally, Schottky diodes fabricated in both 6H and 4H polytypes have been used for ultraviolet photodetectors [168] . A semitransparent layer of Cr was used as a Schottky contact. The diffusion length of the generated light holes was estimated to be 0.1-0.3 pm. The short-circuit photocurrent spectra of the Schottky barriers for the 4H and 6H-Sic materials are compared in Fig. 21 . Glasow e? al. [169] have also produced photodiodes by N implantation into p-type 6H-Sic. Maximum quantum efficiencies of -75% were observed around 280 nm; however, the diodes were sensitive in the wavelength range of 250-450 nm.
at 293 K.
VII. SUMMARY
Monocrystalline thin films of high purity @-Sic have been grown directly on Si (100) and a -S i c (0001). Problems derived primarily from interface related defects and subboundaries in the material have prevented the optimization of the quality of the films. However, deposition on these materials oriented 2O-4' off-axis allows the elimination of the IDB's in the material grown on Si (100) and the DPB's in the material deposited on S i c (0001); the latter resulting combination of a -S i c on a -S i c appears especially viable for device commercial fabrication. In addition, considerable progress in the understanding of the surface science, ohmic and Schottky contacts and dry etching have recently been made. The combination of these advances has allowed continual improvement in Schottky diode, p-n junciton, MESFET, MOSFET, HBT, and LED devices.
